Re: [BLACKBOX] Project Oberon - FPGA

From: [at]} <Wojtek>
Date: Sat, 18 Feb 2012 17:13:37 -0500

----boundary-LibPST-iamunique-1860379350_-_-
Content-type: text/plain

> More details of his FPGA work and the Verilog sources are here:
>
> http://www.inf.ethz.ch/personal/wirth/Articles/FPGA-relatedWork/index.html


Interesting that he is using Verilog rather than LOLA.

W

----
To unsubscribe, send a message with body "SIGNOFF BLACKBOX" to LISTSERV{([at]})nowhere.xy----boundary-LibPST-iamunique-1860379350_-_-
Content-type: application/rtf
Content-transfer-encoding: base64
Content-Disposition: attachment; filename="rtf-body.rtf"
e1xydGYxXGFuc2lcYW5zaWNwZzEyNTJcZnJvbXRleHQgXGRlZmYwe1xmb250dGJsDQp7XGYwXGZz
d2lzcyBBcmlhbDt9DQp7XGYxXGZtb2Rlcm4gQ291cmllciBOZXc7fQ0Ke1xmMlxmbmlsXGZjaGFy
c2V0MiBTeW1ib2w7fQ0Ke1xmM1xmbW9kZXJuXGZjaGFyc2V0MCBDb3VyaWVyIE5ldzt9fQ0Ke1xj
b2xvcnRibFxyZWQwXGdyZWVuMFxibHVlMDtccmVkMFxncmVlbjBcYmx1ZTI1NTt9DQpcdWMxXHBh
cmRccGxhaW5cZGVmdGFiMzYwIFxmMFxmczIwID4gTW9yZSBkZXRhaWxzIG9mIGhpcyBGUEdBIHdv
cmsgYW5kIHRoZSBWZXJpbG9nIHNvdXJjZXMgYXJlIGhlcmU6XHBhcg0KPlxwYXINCj4gaHR0cDov
L3d3dy5pbmYuZXRoei5jaC9wZXJzb25hbC93aXJ0aC9BcnRpY2xlcy9GUEdBLXJlbGF0ZWRXb3Jr
L2luZGV4Lmh0bWxccGFyDQpccGFyDQpccGFyDQpJbnRlcmVzdGluZyB0aGF0IGhlIGlzIHVzaW5n
IFZlcmlsb2cgcmF0aGVyIHRoYW4gTE9MQS5ccGFyDQpccGFyDQpXXHBhcg0KXHBhcg0KXHBhcg0K
LS0tLVxwYXINClRvIHVuc3Vic2NyaWJlLCBzZW5kIGEgbWVzc2FnZSB3aXRoIGJvZHkgIlNJR05P
RkYgQkxBQ0tCT1giIHRvIExJU1RTRVJWQExJU1RTLk9CRVJPTi5DSH19AAAAAAI
----boundary-LibPST-iamunique-1860379350_-_---

Received on Sat Feb 18 2012 - 23:13:37 UTC